


# Application performance analysis

Using Perf with PMU event, PEBS, LBR and Intel PT technologies

Jin Yao



#### Linux "perf" overview





#### PMU, tracepoint, tracing framework

- Integrated into the Linux kernel
  - Including user tools
- Maintained by Linux community
  - With Intel contributions
- Generic: x86, other architectures
- Aims to abstract the hardware
- Supports software events
- Aims to be easy to use



## Deployment

- Part of the core Linux kernel
- Fast development
- Not a separate driver
- Kernel version dependent, tightly integrated (some backports)
- Provides user interface (syscall + ring buffer)



#### Perf build notice

- Rebuild perf binary if use a new kernel
  - cd tools/perf; make
- Make sure the lib installed correctly

🛃 jinyao@s	skl: ~/skl-ws/perf-dev/lck-4190/acme	-	_		×	
Auto-dete	cting system features:					~
	dwarf:					
	dwarf_getlocations:	[ (	on			
	glibc:	[ (	on			
	gtk2:	[ (	on			
	libaudit:	[ (	on			
	libbfd:	[ (	on			
	libelf:	[ (	on			
	libnuma:					
	<pre>numa_num_possible_cpus:</pre>	[ (	on	]		
	libperl:	[ (	on	]		
	libpython:	[ (	on	]		
	libslang:	[ (	on	]		
	libcrypto:	[ (	on	]		
	libunwind:	[ (	on	]		
	libdw-dwarf-unwind:	[ (	on	]		
	zlib:	[	on	]		
	lzma:	[ (	on	]		
	get cpuid:	[ (	on	]		
	bpf:			1		
						¥




# perf events I (perf list)

branch-instructions OR branches	[Hardware event]
branch-misses	[Hardware event]
bus-cycles	[Hardware event]
cache-misses	[Hardware event]
cache-references	[Hardware event]
cpu-cycles OR cycles	[Hardware event]
instructions	[Hardware event]
ref-cycles	[Hardware event]



#### **Tuning Level Interactions**





#### **Data Collection Techniques**

- Sampling
  - Collection of data based on the occurrence of a particular event such as a timer or interrupt
  - Example: Perf (perf record)
- Tracing
  - Getting log of path of application
  - Example: Perf (Intel PT)
- Instrumentation
  - Insertion of data collection instructions in the source code or object code level
- Simulation



#### A "mgen" workload example

- Generate Remote Memory Access for ~10s on SKX
  - mgen -a 0 -c 28 -t 10 (memory allocated on node0, thread runs on cpu28)

Time	Latency(ns)
1.6s 3.2s 4.9s 6.5s 8.1s 9.7s 11.4s	157.5 159.7 158.6 158.6 158.6 158.6 158.6
Average	158.6



# Overview (by perf stat)

• perf stat -e cycles, instructions ./mgen -a 0 -c 28 -t 10

Performance counter s	stats for './mgen -a O	-c 28 -t 1	LO <b>':</b>	
35,069,650,829 399,206,040	cycles instructions	#	0.01	insn per cycle
11.564120039 sec	conds time elapsed			

- IPC = Instruction Per Cycle (0.01, very bad data)
- perf stat is not sampling



# Who eats cycles? (by perf record/report)

- perf record -e cycles ./mgen -a 0 -c 28 -t 10
- perf report --stdio (buf\_read eats 98.83% cycles)

#			
# Overhead	Command	Shared Object	Symbol
#			
# 98.83% 0.53% 0.38% 0.08% 0.02% 0.02% 0.02% 0.01%	mgen mgen mgen mgen mgen mgen mgen	mgen [kernel.kallsyms] mgen [kernel.kallsyms] [kernel.kallsyms] [kernel.kallsyms]	<pre>[.] buf_read [k] clear_page_erms [.] rand_buf_init [k] clear_huge_page [k] _raw_spin_lock [k] _raw_spin_lock_irqsave [k] _ irqentry text start</pre>
0.01% 0.01% 0.01% 0.01% 0.00%	mgen mgen mgen mgen mgen	[kernel.kallsyms] [kernel.kallsyms] [kernel.kallsyms] mgen [kernel.kallsyms]	<pre>[k]lquidcons_scale [k] task_tick_fair [k] update_curr [k]free_pages_ok [.] last_free_elem [k] account_user_time</pre>

• perf record is sampling.



# Which instruction eats cycles? (by perf annotate)

• perf annotate --stdio

	: void	<pre>buf_read(vo</pre>	id *buf	, int read_num)
	: {			
0.00	: 417			
0.00	: 417			
0.00	: 417			
0.00	: 417			
0.00	: 417	e7d:		
	:	asm vol	.atile (	
0.00	: 417			
0.00	: 417			
0.00	: 417			
0.00	: 417			
0.00	: 417			
0.00	: 417			
	:			
	: 00000	000000417e93	<loop1< th=""><th>&gt;:</th></loop1<>	>:
0.00	: 417			
99.97	: 417	e96:		
0.03	: 417	e98:		
0.00	: 417			
	:			

Is "inc %ebx" take 99.97% cycles in buf\_read? No!



# PEBS (Precise Event)

- no p arbitrary skid
- :p constant skid
- :pp requested to have 0 skid (Intel PEBS events)
- :ppp must have 0 skid (only special case)
- Run perf record with precise option again
- perf record -e cycles:pp ./mgen -a 0 -c 28 -t 10
- If only perf record <app>, default is -e cycles:ppp



## PEBS (Precise Event)

#### • perf annotate --stdio

:	<pre>void buf_read</pre>	l(void *bu	ıf, int read_num)	
:	{			
0.00 :				
0.00 :				
0.00 :				
0.00 :				
0.00 :	417e7d:			
:	asm	volatile	(	
0.00 :				
:				
:	0000000000417	/e93 <loo< th=""><th>P1&gt;:</th><th></th></loo<>	P1>:	
99.69 :				
0.00 :				
0.00 :				
:				
:	0000000000417	e9c <sto< th=""><th>P&gt;:</th><th></th></sto<>	P>:	
:			82,%0\n\t"	
:				

• Why instruction at 417e93 takes 99.69% cycles in buf\_read?



## Memory load of 417e93 (by perf c2c)

- 99.69 : 417193: mov (%rdx), %rdx
- Why memory load so slow? Not hit in LLC? Not hit in local memory? Cache-line false-sharing issue?
- perf c2c record ./mgen -a 0 -c 28 -t 10
- perf c2c report --stdio
- c2c: cache to cache Detect False-Sharing cache-lines.
- Based on Intel load latency facility.
  - Memory access of the access
  - Type of the access (e.g. remote memory hit?)
  - Latency (in cycles) of the load access



#### What's False-Sharing?

```
struct foo {
    int x;
    int y;
};
static struct foo f;
/* The two following functions are running concurrently: */
int sum a (void)
{
    int s = 0;
    int i;
    for (i = 0; i < 1000000; ++i)</pre>
        s += f.x;
    return s;
}
void inc b(void)
    int i;
    for (i = 0; i < 1000000; ++i)</pre>
        ++f.y;
```

sum\_a re-read x from memory even though modification of y is irrelevant.



#### What data address hit by 417e93 (1)

- c2c can do more than False-Sharing analysis
- perf c2c report –stdio (part of output)

Trace Event Information		
Total records	:	======== 39367
Locked Load/Store Operations	:	11
Load Operations	:	34296
Loads - uncacheable	:	1
Loads - IO	:	0
Loads - Miss	:	1
Loads – no mapping	:	0
Load Fill Buffer Hit	:	146
Load L1D hit	:	59
Load L2D hit	:	1
Load LLC hit	:	130
Load Local HITM	:	0
Load Remote HITM	:	248
Load Remote HIT	:	0
Load Local DRAM	:	5
Load Remote DRAM	:	33953
Load MESI State Exclusive	:	33953
Load MESI State Shared	:	5
Load LLC Misses	:	34206
LLC Misses to Local DRAM	:	0.0%
LLC Misses to Remote DRAM	:	99.3%
LLC Misses to Remote cache (HIT)	:	0.0%
LLC Misses to Remote cache (HITM)	:	0.78



# What data address hit by 417e93 (2)

• perf c2c report -- stdio (part of output, actually many 417e93 entries)


	cpu cnt			-		Code address	Pid	Data address Offset	Refs Ll Miss			HIT Rmt	Num
								0xffff8e3f562e2a00	0	0	0	1	0
[k] acpi_ev	1	2	0	0	318	0xffffffff924da2ef	13701	0x30	0.00%	0.00%	0.00%	100.00%	
				-				0x7f77c9f3cfc0	0	0	0	1	1
[.] buf_rea	1	2	0	0	366	0x417e93	13701	0x0	0.00%	0.00%	0.00%	100.00%	
								0x7f77ca6a8200	0	0	0	1	2
[.] buf_rea	1	2	0	0	287	0x417e93	13701	0x0	0.00%	0.00%	0.00%		
								0x7f77cacc1200	0	0	0	1	3
[.] buf_rea	1	2	0	0	323	0x417e93	13701	0x0	0.00%	0.00%	0.00%		

• 417e93 generates a lot of remote memory access and almost no local or remote LLC hit (not false-sharing issue).



# Timed LBR (Last Branch Records)

• Sampling + Tracing (h/w saves latest N branches to buffer)



• Tell us the cycles of code block between 2 branches.



## LBR sampling

Log LBRs at sample point Support 32 entries on SKL

FROM	то	CYCLE S
123	456	5

63	62	61	60:48	47:16	15:0
	SIGN_EXT (bit 47)				OM address
	SIGN_EXT (bit 47)				D address
MISPRED	IN_TX	TSX_ABORTED	Re	eserved	cycle-count (*)
		SIGN_EXT SIGN_EXT	SIGN_EXT (bit 47) SIGN_EXT (bit 47)	SIGN_EXT (bit 47) SIGN_EXT (bit 47)	SIGN_EXT (bit 47) LBR FRC SIGN_EXT (bit 47) LBR TC

Sample using Performance Counter

Execution of program



#### Cycles of hot code block

- perf record -b -e cycles:pp ./mgen -a 0 -c 28 -t 10
- perf report --branch-history --stdio

<pre># Overhead Source:Line</pre>	Symbol
# #	······
buf read util.c:38 buf_read util.c:38 (cycl buf_read util.c:38 buf_read util.c:38 (cycl buf_read util.c:38	[.] buf_read Les:440) Les:440 iter:46044 avg_cycles:440) Les:439 iter:92088 avg_cycles:439) Les:439 iter:138132 avg_cycles:440) Les:439 iter:184176 avg_cycles:440)
buf_read util.c:38	Les:443 iter:230220 avg_cycles:441) Les:440 iter:276264 avg_cycles:441)
	<pre># # 98.44% util.c:38   98.32%buf_read util.c:38 buf_read util.c:38 (cycl buf_read util.c:38 (cycl) buf_read util.c:38 (cycl) (cy</pre>

- Yellow is TO of branch X (LOOP1), green is FROM of branch X+1 (jb)
- 440 cycles is for code block from LOOP1 to jb




# What is Processor Trace (PT)?

- Intel PT is a hardware feature that logs information about software execution
- Available in Skylake, Goldmont, ... Broadwell also, but has many limitations and is slower
- Supports control flow tracing. Decoder can determine exact flow of software execution from trace log
  - Target <5% performance overhead. Depends on processor generation and usage model</p>
- Can store both cycle count and timestamp information



# Intel<sup>®</sup> Processor Trace Components





## Branch timestamp (by perf PT)

- perf record -e intel\_pt//u ./mgen -a 0 -c 28 -t 10
- perf script --ns -F time,cpu,sym,ip,srcline

000000000417e93 <loop1>: 417e93: 48 8b 12 417e96: ff c3 417e98: 39 cb 417e9a: 72 f7</loop1>	mov (%rdx),%rdx inc %ebx cmp %ecx,%ebx jb 417e93 <loop1></loop1>
[028] 427634.414462047: util.c:38	417e9a buf_read
[028] 427634.414462367: util.c:38	417e9a buf_read
[028] 427634.414462687: util.c:38	417e9a buf_read
[028] 427634.414463007:	417e9a buf_read
util.c:38 [028] 427634.414463327:	417e9a buf_read
util.c:38 [028] 427634.414463647:	417e9a buf_read
util.c:38 [028] 427634.414463967:	417e9a buf_read
util.c:38	



#### **Other Tools - NumaTOP**

• NumaTOP (runtime memory locality characterization on NUMA system)

PID	PROC	<u>RMA (K)</u>	LMA (K)	RMA/LMA	CPI	*CPU%
7586	mgen	31654.4	7.1	4467.8	62.20	0.9
7577	numatop	15.6	38.0	0.4	1.11	0.0
4948	irqbalance	1.4	1.1	1.3	0.57	0.0
1	systemd	0.0	0.0	0.0	0.00	0.0
2	kthreadd	0.0	0.0	0.0	0.00	0.0
3	kworker/0:0	0.0	0.0	0.0	0.00	0.0
4	kworker/0:0	0.0	0.0	0.0	0.00	0.0
6	kworker/u67	0.0	0.0	0.0	0.00	0.0
7	mm percpu w	0.0	0.0	0.0	0.00	0.0
8	ksoftirqd/0	0.0	0.0	0.0	0.00	0.0
9	rcu sched	0.0	0.0	0.0	0.00	0.0
10	rcu bh	0.0	0.0	0.0	0.00	0.0
11	migration/0	0.0	0.0	0.0	0.00	0.0
12	watchdog/0	0.0	0.0	0.0	0.00	0.0

- <u>http://01.org/numatop</u>
- https://github.com/01org/numatop.git



#### Other Tools – LKP-tests

- LKP-tests (Linux kernel performance test tool)
- Open source tool by Intel:

https://github.com/01org/lkp-tests.git

• Framework to run benchmarks

Integrated ~80 benchmarks/test suites Flexible mechanism to configure various parameters Integrated ~40 monitors to monitor resource usages and statistics

- Framework for performance analysis
- Can be set up in CI environment (e.g. 0-Day CI), used for running benchmark and reproducing regression



#### References

#### Perf C2C:

https://joemario.github.io/blog/2016/09/01/c2c-blog/

#### LBR doc:

http://lwn.net/Articles/680985/

http://lwn.net/Articles/680996/

#### Perf PT doc:

https://git.kernel.org/cgit/linux/kernel/git/torvalds/linux.git/tree/tools/perf/Docu mentation/intel-pt.txt

#### Adding processor trace to Linux

https://lwn.net/Articles/648154/